Abstract. This paper presents results of the measurement and modelling of reset noise in charge-detection circuits of detector array multiplexers at low temperatures. To explain the temperature dependence of reset noise, it is proposed to take into account the source of noise associated with emission of electrons from interface states under the gate of reset transistor. It was found that at very low temperatures (T < 30 K) the emission-related component contributes most of reset noise.When applying reset pulse to the source (drain) of the reset transistor, the so-called "fA-and-spill" method of setting charge is obtained. The fill-and-spill method results in decrease of reset noise to kTC noise level but down to 40 K. The interface state energy distribution was obtained from the noise data.
INTRODUCTION
The charge-detection circuits used in detector array multiplexers typically consist of a reset transistor, an integration capacitance, and a MOS transistor connected as a source follower. Figure 1 shows the circuit diagram. Integration capacitance C is periodically charged by detector current and is reset to VR by turning on and off the reset transistor TI. A voltage on the chargedetection node is transferred to the output by the source follower T2. Thermal noise in the channel of reset transistor results in potential uncertainty on the charge-detection node after reset. This is the dominant source of reset noise at room temperature and usually referred to as kTC noise [I] . Partition noise is another source of reset noise that depends on the reset transistor channel length L [2] . However partition noise contributes the minor part of reset noise and further we'll ignore it. The correlated double sampling signal processing method is used to remove reset noise from signal [3] , but this method is not always possible for application. Therefore it is important to minimize the reset noise generation. One can expect of substantial reduction of reset noise at very low temperatures (T < 30 K), but our measurements show opposite. The purpose of this paper is to analyse reset noise at low temperatures experimentally and theoretically. It is proposed to take into account an additional reset noise component associated with fluctuations in the number of emitted carriers from the surface states under the gate of the reset transistor. The interface state energy distribution was obtained from the noise data.
THEORY
Switching of the reset transistor results in alternate filling and emptying of interface states under its gate. When the reset transistor TI (n-type for definitness) is turned on at time t l the surface states will be completely filled with electrons ( Fig.2a) . At the conclusion of reset pulse, the surface potential under the gate of TI decreases and the surface states will emit the trapped electrons, which may then diffuse to the left or to the right node ( Fig.2a; t2) , i.e. to the drain or to the source of T1. The electrons diffused to the right node will charge integration capacitance and contribute to reset noise. When the reset transistor is cut off the interface states become depopulated by thermal emission. The emission time constant is given by
where uth is the thermal velocity, on is the electron capture cross section, N, is the density of states at the conduction band edge, E is the energy of the interface state in the bandgap with respect to the conduction band edge, k is Boltzmann's constant, and T is the absolute temperature. Electron trapped in surface state will be emitted in time t with probablity P, which is given by P(E) = l -exp(-th(E)).
(2) The distribution of trapped and emitted carriers will be binominal with the total variance given by
where S is the gate area, Ns, is the areal density of interface states per electronvolt, Eg is the silicon bandgap energy. We assume uniform distribution of the surface states along the channel of TI. Thus on the average, the equal quantities of the emitted electrons will go to the drain and source. Therefore the rms carrier fluctuation at the charge-detection node is equal to <Ne>/2. Considering kTC noise the final expression for the mean-squared fluctuations at the chargedetection node is given by <Nr2> = <Ne2>/4 + q -2 k~~, (4) where q is the electronic charge.
At very low temperatures the process of emission is governed by interface states near the edge of conductivity band, that may have the density of the order of 1014 /eVcm2 [5] . In this case the emission of trapped electrons will be most likely the dominant source of reset noise.
EXPERIMENTAL DETAILS AND RESULTS
The block diagram of the measurement system is shown on Fig.3 . The test chip comprises two transistors: the reset transistor TI, which is a conventional n-channel MOS transistor; ihe source follower transistor T2, which is an n-channel cryogenic MOS transistor The interface energy distribution was determined numerically by fitting to the noise data. The experimental results by Kriegler et al. [7] were used for on (E). This results can be approximated by the following function on = 3~1 0~~/ { 1
(5) Figure 4 shows the computed reset noise curve (solid line) obtained by substituting in integral (3) the following Nss (E) function
(6) It can be seen that the computed reset noise curve is well fitted to the experimental data. Function (6) is plotted on Fig.5 (solid line) along with the well known interface state energy distribution (squares) by White and Cricchi [8] .
When applying reset pulse to the source (drain) of the reset transistor, the so-called "fill-andspill" method off setting charge is obtained [9] . At time t l (Fig.2b) T1 is turned on and the surface states beneath its gate are populated with electrons. When T1 is cut off the surface states will emit the trapped electrons, which then diffuse into the drain of TI ( Fig.2b; t2) . Thus the preceding mechanism of reset noise does not work. The reset transistor at time t2 is in subthreshold regime and in this case mean-squared fluctuations of charge at the charge-detection node due to kTC noise is given by [lo] <Q2> = kTCI2. (7) The dc bias on the gate of TI was adjusted to set the same potential on the charge-detection node as in the previous case. Now the measured reset noise ( Fig.4 ; filled squares) coincides with the calculated level of kTC noise down to 40 K. The steep rise of reset noise below 40 K can be explained by emerging non-stability of the potential barrier near the source of TI. There are two possible reasons of this non-stability. First, at room temperature the occupation of the surface states near the source at time t2 is controlled by the free-electron density. As temperature is lowering the emission time constant increases exponentially. At about 40 K the quasi-Fermi level of the surface states ceases to follow the quasi-Ferrni level of the free charge and from this moment the fluctuations of emitted charge can result in the non-stability of the potential barrier near the source. Second, the potential barrier non-stability can arise because of low rate of depletion layer formation at very low temperatures.
White and Cricchi [81 Figure 5 : Comparison of the interface state energy distribution obtained in this work (solid line) and one fro111 [8] (squares).
CONCLUSION
Reset noise at temperatures below 100 K exceeds the level of kTC noise and have the peak at about 20 K. The increase of reset noise is due to the fluctuations of the number of emitted carriers from the surface states beneath the gate of the reset transistor. Therefore it is necessary to minimize the gate area of the reset transistor. The fill-and-spill technique enables to reduce reset noise to the level of kTC noise but down to 40 K.
